The closeness of a match is an important measure with a number of practical applications, including computational biology, signal processing and text retrieval. The approximate string matching (ASM) problem asks to find a substring of string Y of length n that is most similar to string X of length m. It is well-know that the ASM can be solved by dynamic programming technique by computing a table of size m × n. The main contribution of this work is to present a memory-access-efficient implementation for computing the ASM on a GPU. The proposed GPU implementation relies on warp shuffle instructions which are used to accelerate the communication between threads without resorting to shared memory access. Despite the fact that O(mn) memory access operations are necessary to access all elements of a table with size n × m, the proposed implementation performs only O( mn w ) memory access operations, where w is the warp size. Experimental results carried out on a GeForce GTX 980 GPU show that the proposed implementation, called w-SCAN, provides speed-up of over two fold in computing the ASM as compared to another prominent alternative.
Introduction
The task of finding strings that match a given pattern has a number of applications, ranging from natural text searching or when handling large DNA sequences [2] , [3] . Suppose that two strings, say X and Y of length m and n, respectively, are given. The Approximate String Matching (ASM) is a task to find a substring in Y most similar to X. The closeness of a match is measured in terms of the number of primitive operations necessary to convert a string into an exact match of the other. That is, the matching allows for a limited number of differences between the two strings. Approximate string matching algorithms are often classified into two main categories: online and offline [4] . Offline solutions are characterized by the usage of indexing schemes to accelerate the matching task. That is, the indexing provides a persistent data structure to speed-up the ASM task. Despite of its benefits, building an appropriate indexing is a costly operation, requiring the text to be pre-processed in advance, which may † † The authors are with Department of Information Engineering, Hiroshima University, Higashihiroshima-shi, 739-8527 Japan.
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be possible for certain applications [4] . The above facts have fostered the quest for fast, online, ASM solutions. It is wellknown that the ASM can be computed in O(mn) time using dynamic programming technique, which creates a table of size m × n to store partial solutions [5] . Approximate string matching variations, providing a reduced computing time has been proposed in the literature. In [3] , it is shown that the computing time can be reduced when the task at hand requires listing substrings in Y with similarity of no more than k. When more elaborated bit operations on words are allowed, Mayers [6] showed that the ASM can be computed in O(mn/s), where s is the machine word size. Aiming at accelerating the ASM task, GPU (Graphics Processing Unit) implementations have been proposed [7] , [8] . The GPU is a specialized circuit designed to accelerate computation for building and manipulating images [9] . Latest GPUs are designed for general purpose computing and can perform computation in applications traditionally handled by the CPU. Hence, GPUs have recently attracted the attention of many application developers. NVIDIA provides a parallel computing architecture called Compute Unified Device Architecture (CUDA) [10] . CUDA gives developers access to the virtual instruction set and memory of the parallel computational elements in NVIDIA GPUs.
NVIDIA GPUs have a number of streaming multiprocessors (SMp) that can execute multiple threads in parallel. CUDA uses different types of memories in the NVIDIA GPUs, of particular importance is the shared memory and the global memory [10] . The address space of the shared memory is mapped into several physical memory banks. If two or more threads access the same memory banks at the same time, the access requests are processed in turn. Hence, to maximize the memory access performance, threads of CUDA should access distinct memory banks to avoid bank conflicts. To maximize the bandwidth between the GPU and the global memory, consecutive addresses must be accessed at the same time. Thus, CUDA threads should perform coalesced access when they access the global memory. When no bank conflict occurs, the shared memory provides a much lower latency than uncached global memory.
The efficient use of the shared memory is the key element for CUDA developers to accelerate applications using GPUs. In [11] , Nakano introduced the Discrete Memory Machine (DMM) and the Unified Memory Machine (UMM) models, whose objective is to capture the essential features of the shared memory and the global memory of NVIDIA GPUs. The Hierarchical Memory Machine (HMM) model, Copyright c 2016 The Institute of Electronics, Information and Communication Engineers Table 1 Number of shared memory operations required by the proposed w-SCAN and O-ASM [7] implementations.
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consisting of multiple DMMs and a single UMM, has been proposed in [12] . Using this model, an optimal algorithm for the ASM on the DMM and the HMM was presented in [7] . This algorithm, hereafter denoted as "O-ASM", uses a matrix e of size 3 × (m + The rest of this paper is organized as follows. Section 2 provides an overview of the approximate string matching problem and details some of the key aspects of the O-ASM algorithm. Section 3 presents the shuffle instructions considered in this work. In addition, this section provides a comparison evaluation between the shared memory approach and that using shuffle instructions. The shuffle operations, along with a novel strategy for computing the ASM are presented in Sect. 4. More precisely, this section presents the w-SCAN, a parallel algorithm for computing the ASM on the GPU. Experimental results are shown in Sect. 5 and Sect. 6 concludes this work.
Approximate String Matching
This section defines the Approximate String Matching (ASM) problem. We begin by defining the Edit Distance (ED) of two strings [13] . Suppose that a source string X = x 1 x 2 · · · x m of length m and a destination string Y = y 1 y 2 · · · y n of length n are given. Without loss of generality, we can assume that m ≤ n. Suppose that we want to change X into Y using the following three operations:
• insertion of a character;
• deletion of a character;
• replacement of a character.
As example, consider the string X = ababa and string Y = aaabbb. String X can be changed into Y by applying the delete (D) and insert (I) operations in sequence, as follows:
Hence, X can be changed into Y with two delete and three insert operations. Another alternative is to use the replacement (R) operation as follows: R(ababa) → R(aaaba) → I(aaabb) → aaabbb. This later alternative allows to change X into Y in three operations.
The ED of two strings is the minimum number of operations to change one string into the other. For later reference, let ED(X, Y) denote the ED of X and Y. The Approximate String Matching (ASM) problem is a more flexible version of the edit distance, whose task is to compute:
Note that x 1 x 2 · · · x i is a NULL string (i.e., a string with length 0) if i = 0. Once all the d values are obtained, we can compute the value of ASM(X, Y) as follows:
All values of matrix d and ASM(X, Y) can be computed by the parallel algorithm depicted in Fig. 1 , which follows the description in [14] . The key idea is to compute the values of the matrix d from the top-left corner to the bottomright corner as illustrated in Fig. 2 . Let "x i y j " denote the binary value such that it is 1 if x i y j and 0 if x i = y j .
The figure shows the
is depicted in bold square in the last row.
As depicted in Fig. 1 , the third for-loop of the parallel ASM controls the diagonal k of the matrix d being computed. Note that, when computing the values of d, for a given k, only the diagonals for k − 1 and k − 2 are used. As an example, suppose that k = 7 is being processed. Then, by using the values in diagonal k = 6 and k = 5, the values of d for k = 7 and i = 1, 2, . . . , m can be computed as shown in Fig. 2 . Clearly, a matrix e of size 3 × (m + 1) suffices to store the d values for k − 2, k − 1 and k. Man et al. [7] used the above strategy, where the values of in the shared memory. It has been shown in [7] that, for a fixed k, the task of computing the d values in matrix e requires 3m-read and m-write operations to the shared memory. Although the use of matrix e allows for conflict-free memory access on the DMM [12] , it is still a costly solution in terms of shared memory access. Overall, the protocol in [7] requires (3m×(n+m−1))-read and (m×(n+m−1))-write operations to the shared memory for computing all the d values. In this work we take a different approach for computing d without storing k − 2, k − 1 and k in matrix e. The proposed algorithm, termed w-SCAN, is presented in the subsequent section.
Thread Data Sharing in GPUs
Parallel programs implemented in GPUs often require the exchange of data among threads. Such communication, however, involves transferring data from a source thread to the shared memory and then to a destination thread. Clearly, such process requires the execution of at least three instructions, shared memory write, synchronize, and read. Until recently, programmers had no other choice to perform data exchange among threads. Latest GPUs, with computing capability 3.0 and higher, have changed this scenario by providing mechanisms for threads to share data without involving the shared memory, as long as these threads are confined to the same warp [10] . Recall that a warp is a group of threads (32 in current GPUs), which is the minimum size of the data processed in a SIMD CUDA multiprocessor. Inter-thread communication allows threads within the same warp to access data stored in the registers of other threads by means of shuffle instructions (a.k.a. shfl). Shuffle instructions provide a faster alternative to the conventional way of using the shared memory as it requires the execution of a single instruction. Furthermore, data sharing among threads using shuffle operations access data stored in local registers, which has a lower latency as compared to shared memory access.
The threads within a warp are referred to as lanes, with index in the range [0, w − 1], where w is the warp size. As mentioned above, latest GPUs support warp shuffle operations, which are accessible to programmers via CUDA. These operations allow the exchange to occur simultaneously for all active threads within a warp. More precisely, it allows moving 4 bytes of data per thread. Of particular interest in this work is the shfl up() function. This function takes two parameters: a local register variable var and the lane index laneID. As an example, consider the following function call shfl up(var,1). The shfl up(var,1) allows to transfer the data stored in the local register variable var from a thread whose ID is immediately lower than that of the calling thread. Figure 3 shows an example of the shfl up() function. In Fig. 3 (a) Recall that this operation requires no shared memory access and the variable A is transferred between the threads in a warp. Also, the thread with Figure 3 (b) shows the same procedure using the shared memory to transfer data from one thread to another. In this latter case, 2×(w−1) memory accesses to the shared memory are required to store (write(A)) and retrieve (read(A)) to/from the shared memory.
The next subsection presents a comparison of the data movement between threads using the conventional shared memory approach and by using shuffle operations.
Shuffle Instruction Evaluation
This section presents an evaluation of intra-warp data sharing using both shuffle operations, which do not resort to the shared memory, and a traditional approach, which relies on the shared memory to realize the data transfer. The evaluation consists on the execution of consecutive data shuffles, similar to those shown in Fig. 3 . More precisely, the experiment consists of a number of data transfer between threads within a warp. However, the data stored in thread T[w − 1] is fed back to thread T[0]. This has the effect of creating a cyclic-data movement within a warp.
The above procedure has been implemented on the GTX 660 GPU, which complies with the compute capability 3.0. The GTX 660 has 4 Streaming Multiprocessors (SMp), allowing a maximum of 64 active warps per SMp. In the experiments, the number of threads have been fixed to 1024 for a varying number of CUDA blocks D. In the experiments, D varies from 2 0 to 2 11 . Table 2 shows the performance evaluation results for 20.000 consecutive intra-warp data movement, averaged over 20 runs. Recall that shuffle operations requires a single instruction to share data between threads while the shared memory requires three operations. Intuitively, one could expect that shuffle operations to reduce the computation time by two-thirds. However, as can be observed in the table, for D = 1, shuffle operations reduced the computation time by at least 40 times as compared to SM operations. The reason behind this difference is mainly due to the access delay of the shared memory, which has a higher latency than that of local registers. Note that, for D > 8, the number of active threads per SMp surpasses the maxi- mum allowed number of active threads. Indeed, for D = 8, the GPU reaches its maximum occupancy of 2048 active threads per SMp. Hence, increasing D beyond 8 increases the computing time. Indeed, one can observe that doubling the number of CUDA blocks, and consequently the number of threads, increases the computing time by the same factor. This behavior is independent of whether the shuffle or SM instructions are used. Nevertheless, even in such case, the shuffle operations are still much faster than the SM operations. In fact, with D > 128, shuffle operations reduced the computation time by at least 62 times as compared to SM operations.
The w-SCAN algorithm relies on shfl up() function to accelerate the task of computing the d values. In the rest of the paper, laneID = 1 and is omitted. The details of the w-SCAN algorithm are presented next.
Parallel ASM Algorithm
This section presents a memory-access-efficient implementation for computing the ASM on GPUs. The proposed algorithm, termed w-SCAN, significantly reduces the number of shared memory access while computing the values the intermediate values in matrix d. To achieve this, w-SCAN relies on warp shuffle operations, which become available on GPUs with compute capability 3.0 and above [10] . The details of the w-SCAN are presented in the next subsection.
w-SCAN Algorithm
In the proposed w-SCAN algorithm, the matrix d is partitioned into Figure 4 illustrates the w-SCAN algorithm for w = 4. The figure shows two-strips and the array f , which is used for transferring values between the upper and the lower strip.
The marked squares correspond to the location at which d is being computed. The figure also shows the registers used when computing d. The resulting d value is then stored in register A.
The details of the algorithm w-SCAN are shown in Fig. 5 . For each strip of w rows, w-SCAN computes the d value of the strip. The strip starts from the top row-th row and spans w rows. Since we use w threads, the threads IDs take a value from 0 to w − 1. Function call shfl up(A) returns the value of register A of the thread with ID − 1. Note that the registers C, B and A allows to retrieve the values in k − 2 and k − 1 without the need of array e to store these values in the shared memory. Instead, the thread with [7] . More precisely, the source string X = x 1 x 2 · · · x m of length m and the destination string Y = y 1 y 2 · · · y n of length n are transferred from the host and stored to the global memory of the device. In O-ASM, when the kernel starts, both strings are transferred to the shared memory. In w-SCAN, however, the string X is read from the global memory by the active threads, where each thread stores an element x i (1 ≤ i ≤ m) on its local register. Hence, in comparison to O-ASM, w-SCAN reduces the time to transfer the source string X to the shared memory. As in [7] , string Y is partitioned into D substrings
The partitioning is performed in such a way that each substring of size 2m is included in one of the Y i 's substrings. Then, the ASM of X is computed in parallel for each substring Y i . In comparison to O-ASM, w-SCAN reduces the number of shared memory accesses by resorting to shuffle instructions. In w-SCAN, a single read and write to array f suffices to transfer values among different strips. This strategy allows w-SCAN to reduce the number of shared memory accesses necessary to compute the d values. For each substring Y i , the bottom-most thread is responsible for storing the resulting value of d, which is then written to the global memory. The final result is computed by taken the minimum value among the Y i 's substrings such
The next subsection presents the experimental results for the w-SCAN algorithm.
Experimental Results
We have implemented the w-SCAN algorithm for the HMM on the GeForce GTX 980 GPU [15] . The GTX 980 has 16 streaming multiprocessors, warp size (w) of 32 and 4GB of memory. The proposed w-SCAN is compared to the O-ASM, a parallel algorithm on GPU for computing the ASM proposed in [7] . The w-SCAN uses the strategy in [7] for handling the arrays X and Y. In the experiments, the nvcc compiler version 6.5.13, CUDA version 6.5 and CUDA driver version 6.5 were used. The results for a sequential ASM on a single CPU using the GNU Compiler Collection (GCC) version 5.3 is also presented. The sequential algorithm was executed on an Intel i7 4790 CPU at 2.9GHz.
The input Y is partitioned into D = 128, 256, 512, 1024, 2048 substrings and D CUDA blocks of m threads are invoked to compute ASM(X, Y i )(0 ≤ i ≤ D − 1). As in [7] , the characters of X and Y are treated as 8-bit unsigned char. Since X and Y are random 0/1 strings, "x i y j " is true with probability 1 2 . Such strings are unfavorable for GPUs, because the resulting values of "x i y j " by all threads in a warp are not the same with high probability.
Once the strings X and Y are initialized on the host, they are transferred to the GPU global memory using the CUDA cudaMemcpy() function, as shown in Fig. 6 Table 4 Number of executed write instructions (shown in million instructions). Table 5 Number of executed read instructions (shown in million instructions). Tables 4 and Table 5 show, respectively, the shared memory write and read instructions for both w-SCAN and O-ASM. These results have been acquired with the "nvprof" profiling tool [16] Table 4 are similar for both w-SCAN and O-ASM, even though w-SCAN uses a single thread per strip to write intermediate values in array f . In contrast, the O-ASM uses all the w threads to write the values in matrix e. As the number of strips in w-SCAN range from 1 to 32, with w = 32, the shared memory access improvements provided by w-SCAN are not explicit in the table. Table 5 shows the number of read instructions for w-SCAN and O-ASM. As expected, w-SCAN presents comparable results in terms of the number of read and write instructions. The O-ASM, however, requires three read operations to compute the values in matrix e plus one read to fetch the values from string Y. The nvprof results show that O-ASM demands for over 4 times the number of read operations used by w-SCAN, which is consistent to the numerical results.
Conclusion
This work presented a parallel algorithm for computing the approximate string matching on the GPU. The proposed algorithm, termed w-SCAN, explores the use of shuffle operations, available on recent NVIDIA GPUs, to speed-up the ASM computation. We showed that the w-SCAN is able to reduce the amount read/write operations while computing intermediate values of the ASM. Experimental results show that, while computing the ASM, the proposed w-SCAN implementation provides speed-up exceeding two fold as compared to previous results. The above results confirm that w-SCAN provides a fast alternative for computing the approximate string matching using recent GPUs.
